

What is claimed is:

1 1. A semiconductor device comprising:

2 a layer with low electrical resistance having a first and second surface;

3 an electrode on the second surface of the layer with low electrical resistance;

4 a semiconductive substrate region having a first surface contacting the first

5 surface of the layer with low electrical resistance and a surface opposing said first surface;

6 at least one electrode on the opposing surface of the semiconductive substrate

7 region; and

8 the semiconductive substrate region including regions of a first

9 conductivity type and regions of a second conductivity type, the regions of the first

10 conductivity type and the regions of the second conductivity type extending vertically

11 between said first and second surface of said semiconductive substrate region in parallel to

12 each other and are arranged alternately with respect to each other horizontally;

13 each of the regions of the first conductivity type including a plurality

14 of vertically aligned second buried regions of the first conductivity type; and

15 each of the regions of the second conductivity type comprising a

16 plurality of vertically aligned first buried regions of the second conductivity type, wherein the

17 semiconductive substrate region provides a current path when the semiconductor device is ON

18 and is depleted when the semiconductor device is OFF.

1 2. The semiconductor device according to Claim 1, wherein the first buried
2 regions and the second buried regions are located at about the same depth from the opposing
3 surface of the semiconductive substrate region.

1 3. The semiconductor device according to Claim 1, wherein the first buried
2 regions are located at a first plurality of depths with respect to the opposing surface of the
3 semiconductive substrate region and the second buried regions are located at a second plurality
4 of depths which are staggered from said first plurality of depths.

1 4. The semiconductor device according to Claim 1, wherein a spacing $I1$
2 between the centers of the adjacent first buried regions aligned vertically is from 2 to $10\mu\text{m}$.

1 5. The semiconductor device according to Claim 1, wherein the average spacing
2 between centers of the horizontally adjacent first buried regions is defined as $2d$, and a spacing
3 $I1$ between the centers of the adjacent first buried regions aligned vertically is within the
4 range of $0.5d \leq I1 \leq 2d$.

1 6. The semiconductor device according to Claim 1, wherein the spacing between
2 the upper surface of the layer with low electrical resistance and the center of a lowermost first
3 buried region is at most equal to the spacing between the centers of the adjacent first buried
4 regions aligned vertically.

1 7. The semiconductor device according to Claim 1, wherein the first buried
2 regions aligned vertically continue to each other.

1 8. The semiconductor device according to Claim 1, wherein the second buried
2 regions aligned vertically continue to each other.

1 9. The semiconductor device according to Claim 1, wherein the first buried
2 regions and the second buried regions are shaped with stripes extending horizontally.

1 10. The semiconductor device according to Claim 1, wherein the first buried
2 regions are shaped with a lattice pattern having a plurality of lattice units extending horizontally.

1 11. The semiconductor device according to Claim 10, wherein the second
2 buried regions are within lattice units of the first buried regions.

1 12. The semiconductor device according to Claim 1, wherein the first buried
2 regions are shaped with a honeycomb pattern having a plurality of honeycomb units extending
3 horizontally.

1 13. The semiconductor device according to claim 12 wherein the honeycomb

2 units have a central region and the second buried regions are in the central region of the
3 honeycomb units of the first buried region.

1 14. The semiconductor device according to Claim 1, wherein the second
2 buried regions are shaped with a lattice pattern having a plurality of lattice units extending
3 horizontally.

1 15. The semiconductor device according to Claim 14, wherein the first buried
2 regions are in the lattice units of the second buried regions.
3

4 16. The semiconductor device according to Claim 1, wherein the second buried
5 regions are shaped with a horizontally extending honeycomb pattern having a plurality of
6 honeycomb-shaped units.

1 17. The semiconductor device according to claim 16, wherein the
2 honeycomb-shaped units of the second buried region have a central region therein, and the first
3 buried regions are within the central region.

1 18. The semiconductor device according to Claim 1, wherein the first buried
2 regions are distributed horizontally.

1 19. The semiconductor device according to Claim 18, wherein the first buried
2 regions are distributed on lattice points of one of a rectangular lattice pattern, a triangular lattice
3 pattern and a hexagonal lattice pattern having a plurality of lattice units.

1 20. The semiconductor device according to Claim 19, wherein the second
2 buried region is between horizontally adjacent first buried regions.

1 21. The semiconductor device according to Claim 20, wherein the second
2 buried region is in a central region of each lattice unit of one of the rectangular lattice, the
3 triangular lattice and the hexagonal lattice patterns..

1 22. The semiconductor device according to Claim 1, wherein the first buried
2 regions and the second buried regions exhibit respective concentration distributions caused by
3 diffusion from respective limited impurity sources.

1 23. The semiconductor device according to Claim 1, wherein the average
2 spacing $2d$ between centers of adjacent first buried regions is from about $2 \mu\text{m}$ to about $20 \mu\text{m}$.

1 24. A method of manufacturing a semiconductor device comprising:
2 (a) forming a highly resistive semiconductor layer laminate, including scattered
3 sources of an impurity of a first conductivity type and scattered sources of an impurity of a

4 second conductivity type, on a layer with low electrical resistance; and
5 (b) diffusing the impurities into the highly resistive semiconductor layer
6 laminate, to form first buried regions of the first conductivity type and second buried regions of
7 the second conductivity type.

1 25. The method according to Claim 24, wherein, step (a) further comprises:

2 (a-1) epitaxially growing a highly resistive layer;
3 (a-2) implanting sources of the impurity of the first conductivity type and
4 sources of the impurity of the second conductivity type in a surface portion of the highly
5 resistive layer; and
6 (a-3) repeating the steps (a-1) and (a-2) until the highly resistive layer
7 laminate reaches a predetermined thickness.

1 26. The method according to Claim 24, wherein the step (a) further comprises:

2 (a-1) epitaxially growing a highly resistive layer;
3 (a-2) implanting sources of the impurity of a first conductivity type in a
4 surface portion of the highly resistive layer;
5 (a-3) epitaxially growing an additional highly resistive layer on the highly
6 resistive layer;
7 (a-4) implanting sources of the impurity of a second conductivity type in a
8 surface portion of the additional highly resistive layer; and

9 (a-5) repeating operations (a-1) through (a-4) until the highly resistive
10 semiconductor layer laminate reaches a predetermined thickness.